Abstract. This paper discusses a small, seven and a half (7.5) inch diameter, satellite that NASA-JSC is developing as a technology demonstrator for an astronaut assistant. The free flyer. the Mini-AERCam. is designed to off load the flight crew's workload by performing inspections of the exteriors of the Space Shuttle or International Space Station. The Mini-AERCam is intended to be operated by the flight crew. thereby reducing the number of Extra Vehicle Activities (EVA) and reducing cren workload as a result. The paper focuses on the design constraints for a small satellite and the technology approach used to achieve the set of high performance requirements specified for the Mini-AERCam. Particular attention is paid to the flight computer as it is the system integration point of the Mini-AERCam.
INTRODUCTION
In 1997 NASA flight tested a free flyer called "Sprint" on Space Shuttle flight STS-87. Sprint was thirteen (13) inches in diameter and used a 1 MIPS processor with 32Kbytes of memory to perform simplified, integer flight control laws. Sprint also provided a propulsion system, dual analog video and uplink/downlink capability.
It is an irony that as technology improves, system requirements increase just enough to offset the gain in technology. The technology available in 2000 allows a smaller Sprint to be easily developed, but the requirements for the second generation of the Astronaut assistant free flyer far exceed those of Sprint. Not only must the size be reduced to a seven and a half inch sphere, but Sprint's simplified integer control laws are being replaced with sophisticated, floating point control laws, position hold is to be added, and digital GPS filtering is being added to the processor load. Sprint's two analog cameras are being replaced with three digital camera's and accompanying video compression capability, Sprint's propulsion system is being replaced with a harmonized propulsion system, and Sprint batteries are being replaced with Li-ion technology (figure 1). All the above technologies rely, to varying degrees, on the power of the new processor.
Design Constraints
Although the requirements for the Mini-AERCam have grown, the physics of space flight and the volume of the seven and a half inch sphere dictate that the power, mass, and of course volume can not grow. In fact it is preferable that power and mass be reduced. The spherical vehicle geometry required for a "safe" vehicle impacts every facet of subsystem design. First of all, the spherical packaging volume poses strict dimensional and geometric constraints on individual components. In addition, the Mini-AERCam packaging volume has been reduced over 80% from the Sprint vehicle while functional capability has been significantly increased. This large decrease in internal volume and surface area for heat rejection naturally leads to a vehicle with a much higher packaging efficiency and to concerns about local and bulk thermal stability Preventing individual components from exceeding their specified temperature limits is a major packaging challenge for this vehicle. The vehicle's high power and small size, coupled with its operational thermal environment, make it prone to localized overheating. Current vehicle architecture does not include active cooling. Therefore, it is extremely important that the packaging account for heat flow through and away from the vehicle. Preliminary analysis has shown that steady state bulk average temperatures should not exceed component operational limits even in the worst-case environments. The bulk thermal temperature is highly dependent on operational scenario and environment, both of which can be readily altered if temperatures become marginal. Therefore, the temperature will be monitored. Analysis and Sprint flight experience shows that localized temperatures can exceed the bulk average temperature by 40 degrees Fahrenheit. The design locates major heat sources away from the avionics and close to the outer radiating surfaces.
Getting heat away from the boards and to the vehicle radiating surfaces is the second issue to be addressed. The avionics utilizes high efficiency DC/DC switching converters to reduce power consumption and waste heat. The converters are mounted on the bottom side of the processor board where thermal transfer foam and direct contact to a metallic plate transfers heat away from the converters and the processor board directly to the outer shell. The processor board transfers additional heat to a thermal strip on the outer edge of the board which also has a thermal interface to the outer structure. Proximity to other radiation heat sources is also a concern. Therefore distributing the heat sources around the ball and as far from each other as possible becomes important. Adjacent heat sources include the batteries, a GPS receiver, and a video compression card. Each of these components is similarly provided with a direct heat path to the outer shell and should not significantly contribute to heating of the avionics.
Given the fact that the Mini-AERCam has a higher packing density, accessibility is a significant problem. To address accessibility, the primary structure and internal configuration has been simplified. The power and propulsion systems occupy the center structural ring, communications and GNC occupy the top hemisphere, and avionics occupies the lower hemisphere. Each of these systems is accessible independently from the rest simply by removing one of the hemispheres.
Technology
Putting all the performance required for the Mini-AERCam into a seven and a half (7.5) inch sphere requires stateof-the-art (SOA) technology, but improving silicon technology usually means designing more performance into the same size, weight and power package. As a result, processors get faster and memories get denser, but the size of the packages stays roughly the same. Therefore it has been difficult to control volume and mass with silicon technology alone. This is particularly true for minimal systems like the Mini-AERCam, since the opportunity for combining 4 or even 2 items into one item doesn't exist, e.g. combining four banks of memory into 1 higher density bank. On the Mini-AERCam, most of the weight and volume gains over Sprint came from much denser packing on the integrated circuit boards and the almost exclusive use of Surface Mount Technology (SMT) to allow both sides of the circuit board to be populated.
Improved chip design does reduce the power consumption of chips through the increased use of low power technologies such as CMOS and reduced power consumption sleep modes. In the case of the Mini-AERCam versus Sprint, the improved processor technology produces a high performance PowerPC which is projected to be awake less than 10% of the time. As a result of spending 90% of the time spent in sleep mode, the Mini-AERCam processor compares favorably with the Sprint's 1 MIPS processor in terms of power consumption while still producing nearly fifty (50) MIPS. The SDRAM memory, while much larger in terms of bits than Sprint's SRAM, consumes much less power on a bit for bit basis. Due to these improvements in processor, memory, and packaging technology the Mini-AERCam's performance far exceeds Sprint's performance while its avionics is roughly the same size and consumes roughly the same power.
ARCHITECTURE
The Mini-AERCam's avionics architecture (figure 2) went through a series of evolutionary stages to meet its requirements. In the first stage NASA sought not only to retain as much of its investment in the UMC as possible, but to retain as well, the modularity and re-use philosophies built into UMC through its use of the PC-104 bus standard. In its initial stage the architecture was envisioned as a stripped down version of the PC-104 used on the UMC. The adaptability and universality of the standard PCI and ISA buses were sacrificed to reduce power and space. Instead, the processor's Front Side Bus (FSB) was extended for use as a local bus interface to external peripheral functions. The size of the stackable cards was reduced and the size of the corresponding connectors were reduced. However, early in the design it became apparent that the operational requirements would not allow everything to fit onto neat little rectangular cards organized in an orderly stack. The stack was rejected because of the needs of the various systems, such as propulsion, video, and GPS and Uplink/Downlink antennas, to be located in specific locations within the vehicle.
As the operational requirements forced changes to the architectural concept, at first the extended FSB was supplemented with serial buses to those parts of the architecture that could not be located adjacent to the Processor Card. In the next stage, the use of the extended FSB for external interfaces to the Processor Card was abandoned altogether. Instead, all peripherals, adjacent or not, connect to the processor card via serial buses. In the final stage, modular, re-usable rectangular cards were abandoned, and as much of the adjacent avionics as possible was integrated onto a single, circular processor card for overall packaging efficiency and thermal transfer reasons. The remaining avionics is interfaced to the processor cards through serial buses. The use of the extended FSB as an external interface is gone, and now the processor's FSB connects directly and exclusively to the Field Programmable Gate Array (FPGA). The FPGA in turns implements the functionality of the memory controller, interrupt controller, timers, serial ports, memory, thruster interfaces, and MIMS controller .
On many levels the architecture has evolved into a star architecture (figure 2), with the processor card at the hub of the new architecture. The processor, memory, and serial buses are on the hub (figure 3), thus making the architecture a star in terms of data, and command and control. The processor card is also a star in terms of vehicle secondary power because all of the vehicle's DC/DC conversion is also in the hub.
The Processor
The need to minimize power consumption while retaining a high performance, floating point capability demands a processor with a high MIPS to watt ratio and the ability to scale the MIPS and therefore the power to the problem at hand. The predecessor to the Mini-AERCam's processor, the UMC processor card, has a 166 MIPS 603e, 8 Mbytes Flash, 32 Mbytes SDRAM, PCI bus, and ISA bus. It consumes 4 watts at 100% capability and 1.3 watts when it is in sleep mode. The removal of the ISA and PCI buses and the associated bridge will offset the increased power consumption from the upgrade to the PowerPC 750. The incorporation of the rest of UMC's functionality into the processor board's FPGA (with the exception of the clock generation and reset circuitry) is expected to actually reduce the power consumption below UMC levels. The power consumption will be further reduced because, at three times the MIPS, the PowerPC 750 will be in sleep mode much more than would have been possible for a 603e based design. In addition to the power consumption advantages of the PowerPC, radiation hardened versions of the 603e and 750 are nearing availability.
The PowerPC provides this capability.
Field Programmable Gate Array
The FPGA used on the Mini-AERCam is in fact quite large, but it is inputioutput (UO) bound, not logic bound. It must provide the 72 bit wide SDRAM controller function, the Hamming code EDAC function, the interrupt controller function, the Flash memory interface, LVDS serial ports, legacy serial ports (for laboratory equipment and integrated circuits with existing interfaces), thruster driver logic, timers, and counters. Unique among these functions is the thruster driver logic (figure 4.a) which fires the thruster continuously for 4 msec. In order to reduce power consumption any thruster firing in excess of the initial 4 msec is performed with a 25% duty cycle, 1 kHz square wave. A watchdog time (WDT) is provided to protect against continual, non commanded firings.
Finally the harmonized thruster controls require precise and variable firing periods over a large range of firing durations. Initially this requirement was expressed as a need for a 4 msec minor cycle that would allow the thruster firing to be extended or terminated every 4 msec. This would allow indefinite thruster firing with 4 msec resolution, albeit with an unacceptable overhead placed on the processor. Once the control problem was fully understood by all disciplines, the thruster driver was modified to allow variable firing times of 2 to 100 msec in 1 msec steps. Not only did this solution offer finer firing duration resolution, but the minor cycle was relaxed to 40 msec. This relaxed minor cycle allows the processor to spend more time in the sleep mode which in turn reduces the over all power consumption of the processor.
Thruster Driver
The thrusters require at least 20 volts for proper operation and the batteries require 29.4 volts at the beginning of their discharge cycle to meet the 20 volts requirement by the end of a four hour mission. Inexpensive, bulk, CMOS MOSFETs breakdown well below the required 2 9 . 4~ maximum. High voltage transistors can be designed using an n-or p-well diffusion for a drain (figure 4.12). This both presents a more robust channel, and avoids the thin gate oxide between the gate and the drain. N-type FETs fabricated with the AMI-ABN 1.5 micron process produced breakdowns in the range of 40 volts, while retaining good FET characteristics, especially current flow. For AMI-ABN p-FETs the current flow is about half, and the breakdown voltage is in the low 20 volt range. P-FETs are the synergistic approach to designing high-side switches. The use of n-FETs for high-side switches, as found in some commercial parts, depends on biasing the gate voltages 1Ov higher than the supply voltage. The problems associated with tolerating 40 volts in a CMOS process designed for nominal 5v operation are too formidable, so a composite 40v p-FET was obtained by placing two p-FETs in series as shown in the figure 4.b.
The use of series transistors further reduces the current flow (or raises the insertion drop), necessitating a very large area. Four (4) thruster drivers can be fabricated in a 4.6 x 4.7mm chip. Predicted results are that the insertion loss will be higher than desired, in the 1 to 2 volt range. A contingency is held to re-fabricate this chip in a 9.6mm2 die size, and/or to re-fabricate using modified p-FET designs, which are under investigation.
The thruster drivers are implemented with a NASA developed radiation tolerant design approach that will allow radiation tolerant devices to be fabricated with the standard CMOS processing technology. 
SUMMARY
The design requirements of the Mini-AERCam are the juxtaposition of seemingly mutually exclusive requirements. Each of the requirement conflicts produces unique consequences, e.g. reduced size and higher performance increases power density which in turn aggravates the problem of dumping waste heat and limits mission time. At times it appeared that there were too many requirements too satisfy, but through multiple design iterations and the dedication of engineers from multiple disciplines the design is realizable. While the problems appear to be under control now, many challenges have to be overcome before a flight prototype can be produced. By the time a flight prototype of the Mini-AERCam is produced for a test flight on the Space Shuttle, it will not only be able to perform the applications for which it was designed, but because of the aggressive design goals that make it hard to produce, the Mini-AERCam will be capable of performing new and unforeseen applications far into the future.
